

## NRC Publications Archive Archives des publications du CNRC

### Development of inkjet-printed inverters

Chu, Ta-Ya; Dadvand, Afshin; Graddage, Neil; Py, Christophe; Lang, Stephen; Tao, Ye

For the publisher's version, please access the DOI link below./ Pour consulter la version de l'éditeur, utilisez le lien DOI ci-dessous.

<https://doi.org/10.4224/23000711>

#### NRC Publications Archive Record / Notice des Archives des publications du CNRC :

<https://nrc-publications.canada.ca/eng/view/object/?id=4486bd0a-fde5-4309-afc4-cc8c53e6d270>

<https://publications-cnrc.canada.ca/fra/voir/objet/?id=4486bd0a-fde5-4309-afc4-cc8c53e6d270>

Access and use of this website and the material on it are subject to the Terms and Conditions set forth at

<https://nrc-publications.canada.ca/eng/copyright>

READ THESE TERMS AND CONDITIONS CAREFULLY BEFORE USING THIS WEBSITE.

L'accès à ce site Web et l'utilisation de son contenu sont assujettis aux conditions présentées dans le site

<https://publications-cnrc.canada.ca/fra/droits>

LISEZ CES CONDITIONS ATTENTIVEMENT AVANT D'UTILISER CE SITE WEB.

**Questions?** Contact the NRC Publications Archive team at

PublicationsArchive-ArchivesPublications@nrc-cnrc.gc.ca. If you wish to email the authors directly, please see the first page of the publication for their contact information.

**Vous avez des questions?** Nous pouvons vous aider. Pour communiquer directement avec un auteur, consultez la première page de la revue dans laquelle son article a été publié afin de trouver ses coordonnées. Si vous n'arrivez pas à les repérer, communiquez avec nous à PublicationsArchive-ArchivesPublications@nrc-cnrc.gc.ca.

# Development of inkjet-printed inverters

Ta-Ya Chu, Afshin Dadvand, Neil Graddage, Christophe Py, Stephen Lang, and Ye Tao



April 19-20 2016  
Sheridan College, Oakville



National Research  
Council Canada


Conseil national  
de recherches Canada

Canada

# Outline

- Introduction
- Development of 3-layer-printed OTFTs
- Different types of printed inverter developed at NRC
  - Enhancement-load PMOS inverter
  - PMOS inverter (screen printed resistor)
  - CMOS inverter
- Stability of printed inverter

# Challenges in printing process




Challenges → yield, stability

- Uniformity, Roughness
- Interface interaction
- Solvents compatibility
- Drying process
- Printing platform




Thermal evaporation  
Spin coating

Printing process




# Polymer based transistor backplane is required for flexible/bendable electronics in the future

Polyera smartwatch using OTFTs



Flexible → Curved → Foldable → Bendable

Flexible/curved/foldable display market forecast  
2015 to 2025





Spin coated dielectric and sputtered gate electrode

# NRC 3-Layer-Printed Organic Thin Film Transistors (OTFTs)



- ✓ **No spin coating process**
- ✓ **Printing process in ambient air**

- Inkjet printed layers**
  - **Organic semiconductor**
  - **Dielectric**
  - **Ag top gate electrode**




Semiconductor



Dielectric




Ag





3-layer-printed OTFTs

# Thin and uniform printed dielectric layer enabled by the coffee ring effect


- Transistor driving voltage is proportional to the thickness of dielectric layer
- Difficult to achieve a pin-hole free of thin dielectric layer by printing method
- Coffee ring effect is usually undesirable




Organic Electronics 29 (2016) 114-119



# 3-layer-printed OTFTs mobility up to $\sim 1 \text{ cm}^2/\text{Vs}$ at 15 V






DPP-DTT



Dielectric thickness  $\sim 250 \text{ nm}$   
Max. Processing Temp.  $140^\circ\text{C}$

Average mobility of  $0.86 \text{ cm}^2/\text{Vs}$  (variation  $\sigma \sim 15\%$ ) with on/off ratio of  $10^5$  obtained at 15 V.

3-layer-printed OTFTs





420 OFETs (8 OFETs, 2%, mobility lower than  $0.2 \text{ cm}^2/\text{Vs}$  are not counted for statistics)

Channel length  $5 \mu\text{m}$ , channel width  $1 \text{ mm}$


# Printed PMOS enhancement-load Inverter and relative logic circuits

Simplest printing process and excellent stability  
Lower output amplitude



Channel length  $L = 5 \mu\text{m}$ ,  
Channel width

- Drive transistor  $W = 1 \text{ mm}$
- Load transistor  $W = 200 \mu\text{m}$ ,



# Printed logic gates NAND, AND, NOR and OR





Table 1. Truth tables for NAND, AND, NOR and OR logic gates


| Vin 1 | Vin 2 | Output for the different logic gates |     |     |    |
|-------|-------|--------------------------------------|-----|-----|----|
|       |       | NAND                                 | AND | NOR | OR |
| 1     | 1     | 0                                    | 1   | 0   | 1  |
| 1     | 0     | 1                                    | 0   | 0   | 1  |
| 0     | 1     | 1                                    | 0   | 0   | 1  |
| 0     | 0     | 1                                    | 0   | 1   | 0  |

NAND NOR AND OR




# Printed PMOS inverter using screen printed resistor


## Screen printed carbon ink for resistor



Delay time is dominated by the resistance




OFET ( $L=5\mu\text{m}$ ,  $W=1\text{mm}$ ), Screen printed resistor




# Development of printed CMOS inverter



## 3-Layer-Printed N type transistor



NDI2OD-T2  
N-type semiconductor



3-layer-printed OTFTs




| Dielect. Thick. (nm) | Mobility (cm <sup>2</sup> /Vs) @ bias=20 V | V <sub>th</sub> (V) | On-current (A) | Off-current (A) | On/Off  |
|----------------------|--|---------------------|----------------|-----------------|---------|
| 800                  | 0.01                                       | 12.8                | 2.5E-07        | 1.16E-12        | 2.1E+05 |
| 450                  | 0.05                                       | 10.9                | 3.2E-07        | 1.20E-12        | 2.6E+05 |
| 300                  | 0.05                                       | 9.7                 | 5.0E-07        | 7.15E-12        | 7.0E+05 |
| 220                  | 0.10                                       | 8.4                 | 8.8E-06        | 6.24E-11        | 1.4E+05 |
| 180                  | 0.12                                       | 4.1                 | 1.5E-05        | 6.70E-10        | 4.0E+04 |

Organic Electronics 29 (2016) 114-119


# Development of printed CMOS inverter

## Difficulties



- Compatible processing condition for both P and N type materials
- Compatible IV characteristics
- Stability between P and N



DPP-DTT  
P-type semiconductor





NDI2OD-T2  
N-type semiconductor





# Development of printed CMOS inverter

- Full-swing output amplitude achieved
- Gain value of 24 obtained
- Air stability testing without encapsulation



# Summary

- NRC developed printing process for 3-layer-printed OFETs, mobility of  $1 \text{ cm}^2/\text{Vs}$  on PMOS and  $0.1 \text{ cm}^2/\text{Vs}$  on NMOS transistors have been achieved.
- Introduced coffee ring effect to achieve thin and uniform dielectric layer by inkjet printing process.
- Gain value of 24 with a nearly full-swing of output voltage obtained from the printed CMOS inverter.
- Demonstrated the air stable printed CMOS without encapsulation



**Printed logic circuits for electronics integration**

**Thank you for your attention!**

**Question?**

**Dr. Ta-Ya Chu**

Research Officer

Tel: 1-613-949-7558

[ta-ya.chu@nrc-cnrc.gc.ca](mailto:ta-ya.chu@nrc-cnrc.gc.ca)

[www.nrc-cnrc.gc.ca](http://www.nrc-cnrc.gc.ca)



