# NRC Publications Archive Archives des publications du CNRC

A data system for EHV DC transmission line studies Staniforth, A.; Srinivasan, K. R.

For the publisher's version, please access the DOI link below./ Pour consulter la version de l'éditeur, utilisez le lien DOI ci-dessous.

#### Publisher's version / Version de l'éditeur:

https://doi.org/10.4224/21276294

Report (National Research Council of Canada. Radio and Electrical Engineering Division: ERB), 1971-01

NRC Publications Archive Record / Notice des Archives des publications du CNRC : <a href="https://nrc-publications.canada.ca/eng/view/object/?id=8506996e-5878-4540-b44b-4a928950f8c5">https://nrc-publications.canada.ca/eng/view/object/?id=8506996e-5878-4540-b44b-4a928950f8c5</a> <a href="https://publications-cnrc.canada.ca/fra/voir/objet/?id=8506996e-5878-4540-b44b-4a928950f8c5">https://publications-cnrc.canada.ca/fra/voir/objet/?id=8506996e-5878-4540-b44b-4a928950f8c5</a>

Access and use of this website and the material on it are subject to the Terms and Conditions set forth at <a href="https://nrc-publications.canada.ca/eng/copyright">https://nrc-publications.canada.ca/eng/copyright</a>

READ THESE TERMS AND CONDITIONS CAREFULLY BEFORE USING THIS WEBSITE.

L'accès à ce site Web et l'utilisation de son contenu sont assujettis aux conditions présentées dans le site <a href="https://publications-cnrc.canada.ca/fra/droits">https://publications-cnrc.canada.ca/fra/droits</a>

LISEZ CES CONDITIONS ATTENTIVEMENT AVANT D'UTILISER CE SITE WEB.

Questions? Contact the NRC Publications Archive team at

PublicationsArchive-ArchivesPublications@nrc-cnrc.gc.ca. If you wish to email the authors directly, please see the first page of the publication for their contact information.

**Vous avez des questions?** Nous pouvons vous aider. Pour communiquer directement avec un auteur, consultez la première page de la revue dans laquelle son article a été publié afin de trouver ses coordonnées. Si vous n'arrivez pas à les repérer, communiquez avec nous à PublicationsArchive-ArchivesPublications@nrc-cnrc.gc.ca.





ERB-849
UNCLASSIFIED

DC, Na, ERB-849

NATIONAL RESEARCH COUNCIL OF CANADA RADIO AND ELECTRICAL ENGINEERING DIVISION



# A DATA SYSTEM FOR EHV DC TRANSMISSION LINE STUDIES

- A. STANIFORTH AND K. R. SRINIVASAN -

OTTAWA
JANUARY 1971

ERB-849

**UNCLASSIFIED** 

# NATIONAL RESEARCH COUNCIL OF CANADA RADIO AND ELECTRICAL ENGINEERING DIVISION



#### A DATA SYSTEM FOR EHV DC TRANSMISSION LINE STUDIES

- A. Staniforth and K.R. Srinivasan -

OTTAWA
JANUARY 1971

#### **ABSTRACT**

An automatic data processing and recording system for the study of ±600-kV direct current transmission lines is described. The data consist of corona loss current, meteorological information, and radio interference, correlated with real time. A small stored-program digital computer controls: the sampling of the data, the reduction of the data as required, and the recording of the results on magnetic tape—in a computer compatible format. Design of the magnetic tape-computer interface is described in detail.

## **CONTENTS**

		Page		
Introduction		1		
Programming	g	4		
Operating Pr	rocedure	5		
Loading a P	rogram	6		
Initiating a l	Program	6		
Program Vai	riables	7		
Setting the	Clock	8		
Recommend	ed Modifications and Additions	8		
Power Failu	re/Automatic Restart	8		
I/O Operation	on	9		
	terface Circuit	11		
	Inputs (Controller to Transport)	11		
	Outputs (Transport to Controller)	14		
	on of End of File (EOF) and Beginning e (BOT) gap	17		
•	A list of NRC detail drawings and photographs			
	Operating program listings and flow diagrams			
	3			
FIGURES				
1.	Data processing and recording system			
2.	Basic analog filter circuit			
3.	Low-pass filter circuit with frequency response			
4.	Signal conditioning circuits			
5.	Functional interface translator, functional diagram			
6.	7-track format			
7.	Tape velocity profile			
8.	Computer—recorder interface			
9.	Interface clock timing diagram			
10.	Manual EOF/BOT generator. Refer also to Fig. 8			
Plate I	Front panel of data processing system			
	TADI EC			
27	TABLES			
1. 2.	Function address word assignment sheet Mechanical and electrical specifications Model 7520			

3. Computer-recorder interface signals




Figure 1 Data processing and recording system

# A DATA SYSTEM FOR EHV DC TRANSMISSION LINE STUDIES

- A. Staniforth and K.R. Srinivasan -

#### Introduction

An automatic data processing and recording system, designed for carrying out studies on the characteristics of a  $\pm 600 \, kV$  dc transmission line, is shown in Fig. 1. A front view is shown in the photograph, Plate I. The system consists of


- 1. A stored-program digital processor
- 2. A 16-channel analog multiplexer preceded by low-pass active filters on each input channel
- 3. An A/D converter
- 4. Two digital channels corona loss current
- 5. One digital channel rain gauge
- 6. A read/write digital tape recorder.

The computer is type SPC-12 made by General Automation Inc. The processing unit uses six 12-bit programmable registers, a 12-bit input—output buss, and a core memory of 4000 8-bit bytes with a 2.16-µsec cycle time. Included in the computer system is a real-time clock and a power failure protect with automatic restart.

The multiplexer and the A/D converter were purchased completely interfaced and wired to the computer. The multiplexer can be extended to a maximum of 64 channels in 16-channel increments. The A/D converter has a 12-bit output and a full-scale input of  $\pm 5.10$  volts. The digital output is in 'two's complement' format for negative input voltages. The conversion time is  $40 \, \mu \text{sec}$  for 12 bits, although the system at present stores only 8-bit words of data.


The basic analog filter is a second order under-damped filter section, illustrated in Fig. 2. Two sections are cascaded to achieve a fourth order filter characteristic. The resistance, R, should be low compared to the input impedance of the operational amplifier in the filter.

A circuit diagram of the two-stage filter together with the frequency response is shown in Fig. 3. These filters are used in most of the analog input channels to reduce aliasing errors that may otherwise be introduced by the sampling process. To hold these errors within acceptable limits the filter cut-off frequency was made 0.05 Hz for a sampling frequency of 1 Hz.



Transfer function  $e_O/e_i = 1/[1 + b(RC) + (RC)^2]$ where b = damping factor = 1.932 for 1st stage = 1.616 for 2nd stage

Figure 2 Basic analog filter circuit



22·1 κ 32μF (40V) 25μF (40V)

Figure 3 Low-pass filter circuit with frequency response




Figure 4 Signal conditioning circuits

Figure 4 shows the signal conditioning circuits for the barometric pressure and the radio interference (RI) meter. Since the RI meter output is at the +75-volt common level, it is necessary to bring this voltage to ground level to be compatible with the analog-to-digital converter requirements.

Two digital channels are used to measure corona loss currents on the negative high-voltage line. In each channel the analog value is converted to a pulse rate proportional to the loss current. This pulse signal drives a light emitting diode whose light output is transmitted to the ground instrumentation through a fiber optics conductor. The signal is then detected, amplified, and converted to a digital binary word by counting the number of pulses occurring in a 50-msec period. The counter output is then gated into the I/O buss under program control. The third digital channel, used to measure rainfall, counts the number of tips of rain gauge bucket. The counter is controlled by the computer, as in the other channels.

The magnetic tape recorder is a Model 7850-7 synchronous write—read machine made by Peripheral Equipment Corporation. Data are recorded in an NRZ-I, IBM-compatible format on 6 tracks with odd parity on the 7th track. Since the recorder contains no circuits for generating inter-record gaps, end-of-file gaps or parity bits, these functions must be provided by the computer and the interface units. The interface was designed and built at NRC to enable the computer to control and to transfer data to the recorder. A detailed description of the recorder/computer interface is given later in this report.

A list of the NRC detailed schematics is provided in Appendix A.

#### **Programming**

The system is controlled by a supervisor program 'System Executive' that calls up the various routines as required at specified time intervals. A listing of all operating programs and flow charts are included in Appendix B. The time of day is generated by programming, using the 3.0-msec period of the real-time clock (oscillator) in the computer hardware. The order in which routines are called is as follows:

- 1. A/D convert
- 2. Record
- 3. Wait
- 4. Print

The A/D converter routine operates at a rate of about  $180 \,\mu\text{sec}$  per channel with a total scan period of 2.5 msec. After completing the analog channels, the three digital channels are scanned and stored in memory. All data are stored in a section of memory reserved for the purpose, each sample being an 8-bit byte. The data channels are scanned repeatedly until the block is full — except for three locations, which are used for storing the time in hours, minutes, and seconds.


The recorder routine enables the recorder and tests for recorder ready. If true, a forward run command is given. Then, after a 63-msec delay to allow the tape recorder to attain full speed and to generate the  $\frac{3}{4}$ -inch inter-record gap, the data are recorded at a rate of about 7000 characters per second until the complete memory block has been transferred. This is followed by an inter-record gap command which causes an LRCC to be recorded, and the recorder stopped about 0.2 inch after the last character.

Each 8-bit word is recorded in 2-character format. The first character on tape contains the 2 most significant bits and the second character contains the 6 least significant bits. At present, a record consists of 2694 characters recorded at a density of 556 BPI occupying about  $4\frac{7}{8}$  inches of tape.

At this data transfer rate, there is not enough time to service the real-time clock at the normal 3-msec intervals, so the clock interrupts are stored in a register temporarily. The clock is then brought up to the correct time at the end of the recording routine.

This routine is repeated, recording as many blocks of data as desired, followed by a wait period presently set at 3 minutes. During this wait period the data from the last scan, including the time-of-scan, are printed out on the typewriter in decimal form. The information from each scan is typed on one line so that successive printouts will form a column for each input channel and for the time. When no printout is wanted the teletypewriter is turned off. Since the data are stored and recorded in 8-bit binary code the resolution of the system is 1 in 256 or 0.4%.

The computer at present has a core memory of  $4000_{10}$  8-bit words as shown in the memory map. With the basic utility system (BUS) in residence there are  $2880_{10}$  locations available for programming and data storage. Of this space the routines at present occupy 690 locations, and data storage occupies 1347 locations — a total of  $2037_{10}$  locations.



#### **MEMORY MAP**

A complete cycle takes 6 minutes 12 seconds when the system is operated as follows: a) scan rate of one/second, b) 2 records made successively, c) a 3-minute wait period before starting the next cycle. Each cycle of operation uses  $11\frac{1}{4}$  inches of magnetic tape, so that in 24 hours 218 feet would be used. Since a reel holds 600 feet of tape, it must be replaced every  $2\frac{1}{2}$  days at this rate, or every 8 days if the equipment is operated for 8 hours per day.

#### **Operating Procedure**

- 1. Turn power on to all units except the computer.
- 2. Turn on computer power.
- 3. Load tape onto recorder transport.
- 4. Push POWER control on recorder momentarily.
- 5. Push LOAD control on recorder momentarily.
- 6. Push LOAD control on recorder a second time.

- 7. Push RESET button.
- 8. Push ON LINE control on recorder momentarily.
- 9. Push EOF control momentarily and at same time hold BOT control down for duration of tape motion (about 3 inches).

If power is turned off anywhere beyond the load point (BOT) the tape transport may be placed in the *ready* mode by repeating the procedure, steps 4 to 9, omitting step 6.

- 10. Initiate the BUS program to set the clock to the correct time as detailed in the following paragraphs.
- 11. Initiate the operating program.
- 12. At the completion of a test run, or at the end of a reel of tape, an end-of-file sequence must be recorded. This is accomplished by pressing the EOF control momentarily. The tape will move forward about 3 inches followed by the recording of one character (17<sub>8</sub>), and an LRC character (17<sub>8</sub>).

#### Loading a Program

If the loader located in memory between 0120<sub>8</sub> and 0477<sub>8</sub> has been altered, the bootstrap loader must first be entered from the console switches as described on page 14 of the SPC-12 Programmer's Manual. The loader program is then entered, using the punched paper tape reader as described on pages 15 and 16 of the manual. This procedure for initiating these programs is described in the next paragraph.

## Initiating a Program

Refer to the photograph of the front panel, Plate I.

Once a program is loaded into the computer it must be initiated by the following procedure:

- 1. Set the data switches to  $2100_8$  (No operation); set the register switches to  $5_8$  (B register); (down is binary 1), and press the ENTER switch momentarily.
- 2. Press the LOAD-I switch momentarily.
- 3. Set the data switches to starting address of the desired program, less one; set the register switches to 4<sub>8</sub> (P register); and press the ENTER switch momentarily.
- 4. Move the R/I switch up and momentarily press the STEP switch to start the program.

To initiate the BUS program, enter address 6477<sub>8</sub> into the P register, and to initiate the operating program, enter address 1147<sub>8</sub> into the P register.

The loader program is initiated at location 02638.

#### Program Variables

There are several parameters in the system which can easily be changed simply by changing a word in memory. To accomplish this, the operating program is halted and the BUS program called up using the control switches on the computer console as described in the preceding paragraph. The appropriate locations are then modified, using the teletype as described under *Using the BUS Program* in the SPC manual, page 22.

Table of Variables

All numbers are octal, except where noted

	Location	Word	Remarks
1.	1212	376	Negative block count in each cycle
2.	1231	003	Minutes wait between cycles
3.	1134	261	Real-time clock rate, $\pm 0.3\% = \pm 1$ bit
4.	1655 1666	102 LSB 005 MSB	Block size, 2503 characters
5.	1437 1440	103 LSB 005 MSB	Block size, 2503 characters
6.	1540	 034	20 + number of analog channels
7.	1641 + N	000	'N' sets number of digital channels
8.	1627 1633	001 MSB 115 LSB	Pause between scans (515 X 3 msec)
9.	4402	021	Number of channels printed out

Item 3 provides a means of changing the real-time clock rate by  $\pm 1$  bit which changes the seconds  $\pm 0.3\%$  — a relatively coarse change.

Items 4, 5, 6 — When the number of analog channels is changed, the block size may also have to be changed to obtain an integral number of scans. That is, the block must not become full part way through a scan. The block size of item 4 includes the '0'th character and the three time-of-day characters—hours, minutes, seconds. The block size of item 5 does not use the '0'th character.

Item 7 — The number of digital channels is determined by the number of function address words starting at Location 1641<sub>g</sub> and followed by a word 000.

Item 8 — The pause between scans is specified in 3-msec increments (an octal number); for example, 515<sub>8</sub> specifies 999 decimal milliseconds.

ltem 9 — This is the sum of the number of analog channels, digital channels, and the three time-of-day characters.

All routines necessary to operate the computer and the data system are recorded on punched paper tape. If any problems are encountered in the operation of the system, the first step should be to initiate the BUS program, then reload the operating program into memory from the paper tape. Any memory location can be checked or parts of any program can be run from the teletype, using BUS

#### Setting the Clock

To set the clock, use the BUS to store the desired starting time in locations 1131<sub>8</sub> (seconds), 1132<sub>8</sub> (minutes), and 1133<sub>8</sub> (hours). These values must be the octal number equivalent of the time of day, starting at 000 at midnight and ending at 027<sub>8</sub> hours, 073<sub>8</sub> minutes, 073<sub>8</sub> seconds (one second before midnight). The time is converted to decimal when it is printed out on the teletype.

#### Recommended Modifications and Additions

A hardware digital clock in place of the software computer clock would make programming somewhat easier. In the existing system the clock runs only when the operating program is running. When this program is stopped to bring in BUS, the clock must be reset. With a hardware clock this would not be necessary.

A set of punched paper tapes containing the arithmetic operations of add, subtract, multiply, and divide source programs are provided with the SPC-12 computer. These routines will perform either double precision (16 bits) or triple precision (24 bits) arithmetic. These routines should be resident in memory if the data are to be scaled, averaged, or any other arithmetic operation performed. All further processing of the data must be done on the IBM system 360 at the computation centre. Although this allows much more detailed and complex processing to be performed using Fortran or PL1 language, a playback of the data at the small computer may be useful. To have this capability, a hardware interface and a read magnetic tape program must be developed.

The system outputs one scan of data to the teletypewriter once each complete cycle, but it is actually typed only when the typewriter is turned on. To reduce wear on the mechanism, the typewriter is turned on manually only when an output is required, then turned off as soon as possible. An improvement in the system might be to program the power to the typewriter for the 15 seconds required to type one scan of data, at any desired interval, such as once per hour, or once very 12 scans.

#### Power Failure/Automatic Restart

In the event of a power failure, the computer automatically carries out an orderly shutdown so that core memory is undisturbed. At power turn-on, control is returned to the BUS program through the JUMP instruction at locations  $0014_8$  and  $0015_8$ . If the

words 142, 150 (JMP  $1150_8$ ) are stored in these locations the operating program will be initiated at power turn-on. However, the system will not operate until the recorder is turned on and put on-line manually.

### I/O Operation

The SPC-12 computer communicates with peripheral devices connected to the input/output buss through a function interface translator (FIT). A block diagram of the FIT is shown in Fig. 5. The function address assignments, listed in Table 1, indicate the computer word necessary to perform a certain function with a selected device. A detailed description of the computer I/O operation is given in the SPC-12 Computer Reference Manual.

Table 1
Function address word assignment sheet

FIT LOC B5 PAW FORMAT					
M	A	4	F		\
7 6	5	4 3	2	1	0
Mode	FIT			ınc	tion
	Addr		N	un	nber

MAP	LOC	UNIT	FUNCTION
T 0 0 0	B3	DCP0	Enable Recorder
S 0 0 1	В3	DCP1	Command FWD RUN
STD 0 0 2	В3	DCP2	Command LRC (REC)
0 0 3			•
0 0 4			
E 0 0 5			
8 0 0 6	C5	DCP6	Disable MUX Switches
↓ 0 0 7	C3	DCP7	Start Conversion
1 0 0		8	1
山 山 101			
N S 1 0 2			
HO 3			
SELECTS SELECTS 1 0 1 0 0 4	В3	DSF4, DTUF, DTOP	Output Data (REC)
			•
INPUT CHANNEL	C5	DSF6, DTOF, DTOP	Load Switch Select Register
1 0 7	C3	DSF7, DTOF, DTOP	Load Storage Register
200	B1	DSF0, DT1F	input Data (No. 1 R/D Converter)
교 2 0 1	B1	DSF1, DT1F	input Data (No. 2 R/D Converter)
× 2 0 2			
H			
2 G 4			
<u>2</u> S 2 0 5			
≥ 2 0 6			
<u> </u>	C3	DSF7, DT1F	Read Storage Register
TEST FUNCTIONS — 3 0 0 3 0 1 3 0 2 3 0 4 5 5 6	B2	DTF0	Test Recorder Ready
S 3 0 1	B3	DTF1	Test Clock Magnetic Tape Interrupt
₽ 3 0 2	6		
S 3 0 3		7	
2 3 0 4			
L 3 0 5			
3 0 7	C3	DTF7	Test Converter Busy





Figure 5 Functional interface translator, functional diagram

#### Mag-Tape Interface Circuit

A circuit for interfacing the SPC-12 computer controller with the PEC Model 7850-7 synchronous write and read tape transport was designed and fabricated at NRC. The present design incorporates the write interface only. The data transfer from the computer to the magnetic tape is synchronized with the basic clock incorporated in the interface circuit. The data are recorded at a rate of 6.95 kHz using the IBM NRZ-1 7-track format and operating at 556 bpi. Figure 6 illustrates the track allocations and spacing. The mechanical and electrical specification of the tape transport is given in Table 2.



#### **NOTES**

- 1. Tape shown with oxide side up.
- 2. Channels 2 through 7 contain data bits in descending order of significance.
- 3. Channel P (parity) contains odd data parity for binary tapes, or even parity for BCD tapes.
- 4. Each bit of the LRCC is such that the total number of '1' bits in that track (including the LRCC) is even. It is possible in the 7-track format for this character to be all zeros, in which case a read data strobe will not be generated.
- 5. A file mark is a single character record having '1' bits in channels 4, 5, 6 and 7 for both the data character and the LRCC. This record is separated by 3.5 inches from the previous record and by a normal IRG (0.75 inch) from the following record.
- 6. Data packing density may be 200, 556, or 800 bits per inch.

Figure 6 7-track format

The interface connections to the transport are specified in the tape-recorder manual as follows:

Interface Inputs (Controller to Transport)

#### 1. LOGIC LEVELS

True level = 0 to +0.4 voltsFalse level = +3 to +5 volts

#### 2. SELECT (SLT)

A level which, when true, enables all of the cable drivers and receivers in the transport, thus connecting the transport to the controller.

Table 2

Mechanical and electrical specifications Model 7520

0	
Tape (computer grade) Width (inches) Thickness (mil)	0.5 1.5
Tape Tension (ounces)	7.0
Reel Diameter (inches)	7.0
Recording Mode (IBM compatible)	NRZI
Magnetic Head	Single Stack (with erase head)
Tape Speed (ips) Standard	12.5
Instantaneous Speed Variation (%)	±3
Long-Term Speed Variation (%)	±1
Rewind Speed (ips)	50 nominal
Interchannel Displacement Error* (static & dynamic)	60
556 bpi (microinches)	200 maximum
Stop/Start Time (milliseconds)** (at 12.5 ips)	30 ± 2
Stop/Start Displacement (inch)	0.19 ± 0.02
Beginning of Tape (BOT) and End of Tape (EOT) Detectors	Photoelectric*** IBM compatible
Weight (pounds)	25
Dimensions  Height (inches)  Width (inches)  Depth (inches) (from mounting surface)  Depth (inches) (total)	8.75 19.0 7.5 10.0
Operating Temperature (°C)	5 to 45
Altitude (feet)	0 to 20,000
Power (volts ac) ±10% (watts) maximum on high line (Hz)	117 or 230 120 48 to 400
Mounting Standard 19-inch retma rack	_
Electronics	All silicon

<sup>\*</sup>This is defined as the maximum displacement between any two bits of a character when reading an IBM master tape on the transport in a forward direction.

<sup>\*\*\*</sup>Start/Stop time is inversely proportional to the tape speed.

<sup>\*\*\*\*</sup>Approximate distance from detection area to head gap equals 1.2 inches.

#### 3. SYNCHRONOUS FORWARD COMMAND (SFC)

A level which, when true and the transport is ready, causes the tape to move forward at the specified velocity. When the level goes false, tape motion ceases. The velocity profile is trapezoidal with nominally equal rise and fall times (Fig. 7).




Figure 7 Tape velocity profile

#### 4. SET WRITE STATUS (SWS)

A level which must be true for a minimum period of 20  $\mu$ sec after the front edge of an SFC when the write mode of operation is required.

#### 5. WRITE DATA LINES (WDP, WD2-7)

Levels which when true at write data strobe (WDS) time (when the transport is in write status) result in a data '1' being recorded on the corresponding tape track.

#### 6. WRITE DATA STROBE (WDS)

A pulse (2  $\mu$ sec minimum length) which is required to record each character. It samples each of the write data lines and triggers the appropriate flip-flops in the write register when a '1' is written. The WDP and WD2-7 levels must be steady during and for 0.5  $\mu$ sec before and after WDS. Triggering of the write register is initiated by the trailing edge of WDS. The recording density is determined by the tape speed and the frequency of the WDS pulses. Frequency stability should normally be better than 25%.

#### 7. WRITE AMPLIFIER RESET (WARS)

A pulse (2  $\mu$ sec minimum) which causes the LRC character to be written on to tape four character spaces after the last data character has been written. The pulse resets the write register resulting in an even number of bits on each track in each record.

## Interface Outputs (Transport to Controller)

#### 1. READY (RDY)

A level which is true when the transport is ready to accept any external command, i.e., when

- a) Tape tension is established
- b) The initial load or rewind command has been completed
- c) There is no subsequent rewind command in progress
- d) The transport is on-line.

#### 2. END OF TAPE (EOT)

A level which, when true, indicates that the EOT reflective tab is positioned under the photo-tab sensor.

The block schematic diagram of the magnetic tape interface circuit is shown in Fig. 8. In order to follow the operation of the magnetic tape interface circuit, it will be necessary to refer to the computer-tape transport interface signals tabulated in sequence in Table 3.

Table 3
Computer-recorder interface signals

			_
Computer Instruc	ction 🏯	Recorder Lines	Comments
DCP0 FOB	000	SLT	Enable recorder
DTF0 FOB	300	RDY	Test recorder ready?
DCP1 FOB	001	SFC	Forward run command
INE	_	_	Wait 63 msec (IRG)
DTF1 FOB	301	-	Test interface clock
DSF4, DTOF DTOP DOB	104	-	Output data to interface
-	-	WD2-WD7	6 data lines (recorder/interface) Data gated into recorder by interface clock
When data bloc	ck complete		
DTF1 FOB	301	-	Test interface clock
DCP2 FOB	002	WARS	LRC command
_	_	SLT SFC	Interface stops recorder by generating RESET signal
		Coast after LRC Acceleration distance Full speed distance	0.19 inch 0.19 inch 0.37 inch
		Total IRG	0.75 inch




Figure 8 Computer-recorder interface

To initiate a recording sequence, the computer program outputs a signal on the computer DCP0 line (a pulse which goes low for true), and this signal sets the SLT latch which enables all of the interface drivers and receivers in the transport. Now the recorder ready (RDY) line assumes a true level (low level) indicating that the transport is ready for recording. This line is gated with the EOT line to produce a 'true high' level and is connected to the computer test line, DTF0. If the level is true, the computer outputs a negative-going pulse in the DCP1 line. This pulse sets the SFC latch and triggers the SWS 25-µsec single-shot flip-flop, causing the tape to move forward. The SWS pulse switches the recorder to the write mode.

As illustrated in Fig. 6, the inter-record gap between two data records has to be 0.75 inch. Assuming that the recorder has stopped after the last LRC character, and that the recorder coasts 0.19 inch after a stop command is initiated and takes 0.19 inch to attain uniform speed after start, we have to provide a blank spacing of 0.37 inch (0.75 inch - (0.19 + 0.19)) to provide the specified inter-record gap of 0.75 inch before the next data record is written. This corresponds to a wait period of 63 msec (at a tape speed of 12.5 ips) which the computer now provides, under program control. After the delay, the computer tests the interface clock generator for true condition (high level) at the computer test line DTF1. If the level is true, it outputs DSF4, DTOF and DTOP, about 30-35 µsec later, as shown in the clock timing diagram, Fig. 9. These lines are connected to a 3-input gate as shown in Fig. 8, the output of which transfers the data from the I/O buss to the data register and the recorder WD lines. Then, when the clock output goes low a WDS pulse is generated which causes the data to be written on the magnetic tape. This assures that the characters are recorded at intervals exactly synchronized with the interface clock. The data are now recorded at a rate of 6.95 kHz, corresponding to the repetition rate of the interface clock. Exclusive OR gates are used to generate odd-parity write data characters.




Figure 9 Interface clock timing diagram

As soon as a full block of data has been recorded, the computer outputs a negative-going pulse in the DCP2 line, which sets the LRC latch. This latch enables a counter circuit which generates a WARS pulse four characters after the last data character, causing the LRC character to be written onto tape. After a 5-µsec delay, the latches that control the SLT and SFC lines are reset, stopping the recorder. The entire sequence of operation is repeated for the next block of data.

When the power to the recorder is first switched on, the latches on the SLT and SFC lines must be reset manually by depressing the system reset button, before starting the recording, as described under the heading *Operating Procedure*. Included in the interface circuitry is a means of manually generating a BOT advance of 3 inches, and an EOF sequence.

# Generation of End of File (EOF) and Beginning of Tape (BOT) gap

Manual operation of the EOF control initiates three events as shown in Fig. 10.

- 1. Starts a 250-msec one-shot
- 2. Sets the SLT, SFC latches, causing the recorder to run forward in the write mode
- 3. Loads the EOF character  $(17_8)$  into the data registers.




Figure 10 Manual EOF/BOT generator. Refer also to Fig. 8.

At the end of the 250-msec delay, at 190- $\mu$ sec one-shot is enabled. Then the next clock pulse triggers the one-shot and enables gating circuits to generate only *one* write pulse (WDS) to the recorder. At the end of 190  $\mu$ sec delay a 'stop' pulse is generated which initiates the LRC sequence and a reset pulse to the SLT, SFC latches, stopping the recorder.

Manual operation of the BOT control for the duration of an EOF sequence inhibits the recording of the two  $17_8$  characters, resulting in an erased section of tape about 3 inches long.

## Appendix A

A list of NRC detail drawings and photographs follows:\*

DS-15-1D	Corona loss to frequency converter
DS-15-2D	Computer/recorder interface, data board (B2)
DS-15-3D	Receiver for fibre optics system (corona loss)
DS-15-4D	Pulse rate to digital converter (B1)
DS-15-5D	Pulse rate to digital converter timing
DS-15-6C	I/O curves - voltage to digital converter
DS-15-7B	Signal conditioner - R.I. meter
DS-15-8B	Amplifier for pressure transducer (barometer)
DS-15-9C	Low pass filter for analog channels
DS-15-10D	SPC-12 computer/recorder interface control board (B3)
DS-15-11D	Data system for HV dc transmission line
DS-15-12B	Timing diagram
DS-15-13A	Amplifier for telemetry system
DS-15-14D	Inter board wiring
8855-G, E, F	Three circuit board photos B1, B2, B3.

#### \*Available from:

Editorial Office,

Radio & Electrical Engineering Division, National Research Council of Canada,


Ottawa 7, Ontario.




# Appendix B

Flow diagrams and operating program listings







CARRIAGE RETURN/LINE FEED




PRINT ONE SCAN




TTY I/O





A/D CONVERT/STORE






REAL TIME CLOCK





**CONVERT BINARY TO BCD** 



WAIT BETWEEN RECORDS



			CALL	/WAIT		1150/1173/1247
LS	1150 51	004 115	ALD	В,142		
	52 53 54	142 300 012	STB	0012		LOAD CLOCK CALL FOR INE
	55 56	061 061	TBB TBB			Total Check Chair Total The
	57 60	300 013	STB	0013		
LA	61 62 63	050 143 051	RIC JMP	P,B AS		A/D CONVERT
	64 65	051 050 142	RIC JMP	P,B RS		RECORD
	66 67	250 050	RIC	P,B		
	70 71 72	142 174 142	JMP JMP	WM LA		WAIT 3 MINUTES
WM	73 74	161 302	STB	WA	$\neg$	
	75 76	241 061	TBB	7		SAV ADDR.
	77 1200 01	302 242 342	STB	WA+1 WB		
	02	243 057	RIC	В,В		
	04 05	132 302	SKZ STB	4 WB		BLOCKS DONE?
	06 07 10	243 142 235	JMP	WX		NO, EXIT
	11 12	021 376	ALD	A,376	Ī	YES, INITIALIZE BLK CNT
	13 14 15	302 243 061	STB TBB	WB		,
	16 17	061 302	TBB STB	WC		ZERO MIN CNT
	20 21	240 050	RIC	P,B		PRINT
	22 23	150 370	JMP	PR		

WL	1224	060	INE			
	25	342	LDB	WC		
	26	240				
	27	041	RTR	B,A		
	30	025	ASU	A,00	3	
	31	003				3 MIN WAIT
	32	135	SKP	2		
	33	142	JMP	WL		
	34	224				
WX	1235	162	ELB	WA	1241	
	36	241				EXIT
	37	051	RIC	B, P		
WC	40	000	ZC			MINUTE CNT
WA	41	000	ZA			SAV ADDR
	42	000				
WB	43	000	ZC			BLOCK CNT
	44	047	RTR	B, Z		
	45	053	RIC	Y,Y		COUNTER FOR CLOCK DURING RECORD
	46	010	RDC	Z,P		
	47	243				

			C	LOCK		1000/1135
CS	1000	047	RTR	B,Z		
	01	053	RIC	Y, Y		3 MSEC COUNTER
	02	162	ELB	CL-2		
	03	127				
	04	010	RIC	B,B		
	05	155				
	06	302	STB	CL-2		MSEC
	07	127				
	10	014	$\mathtt{TBB}$			
	11	205				
	12	302	STB	CL-1		
	13	130			<u> </u>	
	14	131	SKZ	2		
	15	142	JMP	CX		*
	16	124				
	17	100				
	20	100				
	21	162	ELB	CA		
	22	134				
	23	302	STB	CL-2		
	24	127	<b></b>			
	25	061	TBB	OT 1		
	26	302	STB	CL-1		
	27	130	חשם	7 D		
	30	040	RTR	A,B		SAV. 'A' REG.
	31 32	302 126	STB	CH		SAV. 'A' REG.
	33	342	LDB	CL		
	34	131	מענד	СП		
	35	057	RIC	В,В	ļ	
	36	100	NOP	D, D		
	37	100	NOP			
	40	100	NOP			
	41	302	STB	CL	ļ	SECONDS
	42	131		_		
	43	041	RTR	B,A		
	44	025	ASU	A,074		
	45	074		•		
	46	131	SKZ	2		19 24
	47	142	JMP	CR		
	50	121				
	51	061	$\mathbf{T}BB$			
	52	061	TBB			
	53	302	STB	CL		INITIATE SEC'S.

	1054	131				
	55	342	LDB	WC	$\neg$	
	56	240	מטננ	110	1	
	57	057	RIC	B,B		MINUTE COUNTER
	60	302	STB	WC WC		MINOIL COONIER
	61	240	DID	nc .		
	62	342	LDB	CL+1	$\exists$	
	63	132	מטנו	CHIL	į	MINUTE
	64	057	RIC	В,В		PILNOIL
	65	302	STB	CL+1		
	66	132	DID	CHIL		
	67	041	RTR	B,A		
	70	025	ASU	A,074		
	71	074	1100	11,071		
	72	131	SKZ	2		
	73	142	JMP	CR		
	74	121	0.22	011		
	75	004	ALD	B,000		
	76	115		_,,,,,		
	77	000				INITIATE MINUTES
	1100	302	STB	CL+1		
	01	132				
	02	342	LDB	CL+2		
	03	133				
	04	057	RIC	В,В		
	05	302	STB	CL+2		HOURS
	06	133				
	07	041	RTR	B,A		
	10	025	ASU	A,030		
	11	030				
	12	131	SKZ	2		
	13	142	JMP	CR		
	14	121				
	15	061	$\mathtt{T}\mathtt{B}\mathtt{B}$			
	16	061	TBB			INITIATE HOURS
	17	302	STB	CL+2		
	20	133				
CR	21	342	LDB	CH		
	22	126				RESTORE 'A' REG.
	23	041	RTR	B,A		
CX	24	010	RDC	Z,P		EXIT
	25	243	67			
CH	26	000	ZC			SAV 'A' REG.

- 37 -

	1127	263	ZC	MS		
	30	016	AC	MS	ĺ	
CL	31	000	ZC	S.		CLOCK
	32	000	ZC	Μ.	i	
	33	000	zc	H.		
CA	34	261	ZA		1	MSEC COUNTER START
	35	016				

- 38 -

## A/D CONVERT & STORE

AS	1451	303	STB	AV		
	52	251			-	
	53	061	TBB		ŀ	SAV ADDR.
	54	303	STB	AV+1		
	55	252				
	56	163	ELB	AN	$\neg$	
	57	255				INITIALIZE X=BLOCK INDEX
	60	043	RTR	B,X		
AC	61	004	ALD	Y,020		INITIALIZE Y=CH. COUNT + 20
	62	112		·		MUX
	63	020				
AM	64	343	LDB	AX	$\neg$	
	65	257				COMM CH. SEL.
	66	063	FOB			· · ·
	67	044	RTR	Y,B		
	70	064	DOB	- 4 -		
	71	343	LDB	AQ		COMM A/D CONVERT
	72	260		~~~		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
	73	063	FOB			
	74	343	LDB	AT	=	
	75	261	125	***		
	76	063	FOB			TEST A/D CONVERT.
	77	121	SKT	2	_	ILDI A/D CONVERT.
	1500	143	JMP	*-2 (F	OB)	
	01	076	OFIL	-2 (1	OD)	
	02	343	LDB	AR	$\neg$	8
	03	262	מעם	MIC		
	04	063	FOB			READ-IN DATA
	05	052	RDC	В,В		READ-IN DAIA
	06	065		D, D		
	07		DIB RTR	D 7		
		047 041		B,Z	İ	
	10 11	066	RTR	B,A		
	12	066	SHR SHR	A		
				A		
	13	066	SHR	A		
	14	040	RTR	A,B		DUM O MCDIC IN DEC. D
	15	010	RTR	ZZ,A		PUT 8 MSB'S IN REG. B.
	16	307	חדה			
	17	071	PLR		2.00	
	20	070	SHL	A		
	21	070	SHL	A		
	22	070	SHL	A		
	23	070	$\mathtt{SHL}$	A		

					1	
	1524	022	AAD	A,B		
	25	040	RTR	A,B		
	26	323	STB	AB,X		STORE BITS 10,9,8,7,6,5,4,3.
	27	264				2
	30	343	LDB	AD		
	31	263			1	MUX DESELECT COMM.
	32	063	FOB			
	33	010	RDC	X,X		
	34	211				
	35	053	RIC	Y,Y		
	36	056	RTR	Y,A		
	37	027	AXR	A,032		
	40	032				
	41	131	SKZ	2		SCAN COMPLETE? 12 <sub>8</sub> =10 <sub>10</sub> CHANNELS
	42	143	JMP	AM		NO, LOOP
	43	064				
	44	163	ELB	AA		YES
	45	253				
	46	045	RTR	B,Y		
AF	47	000	GOL	B,Y		
	50	205				
	51	111	SKN	2		2 CHANNELS COMPLETE? - DIGITAL?
	52	143	JMP	AJ		YES
	53	170				
	54	063	FOB			NO,
	55	052	RDC	B,B		
	56	065	DIB		ł	READ IN & STORE 2 DIGITAL CHAN.
	57	323	STB	AB,X	l	
	60	264			*	
	61	010	RDC	X,X		
	62	211				
	63	053	RIC	Y,Y		
	64	143	JMP	AF		LOOP
	65	147				
	66	000				
	67	000				
AJ	70	042	RTR	X,B		
	71	061	TBB			
	72	131	SKZ	2		MSB OF X=0?
	73	143	JMP	SR		NO
	74	220				
	75	010	RTR	X,A		YES
	76	301				

	1577	0 25	ASU	A,002		
	1600	002	2 7 7 7	2		V-11
	01	131	SKZ	2		X=2?
	02	143	JMP	SR		NO, X > 2
	03	220			_	77770
AK	04	362	LDB	CL,X		YES,
	05	131				STORE TIME H.M.S.
	06	323	STB	AB,X		
	07	264				
	10	010	RDC	X,X		
	11	211				
	12	115	SKM	2		X=-1?
	13	143	JMP	AK		NO
	14	204				
	15	163	ELB	AV		
	16	251				YES, EXIT.
	17	051	RIC	B,P		
SR	20	004	AZE	Y		
	21	002				
	22	060	INE		Ì	TIME 1 SECOND
	23	010	RTR	Y,Z		
	24	332				
	25	004	ASU	ZZ,001		
	26	217				
	27	001				
	30	112	SKN	4		
	31	004	ASU	Z,115		
	32	213				
	33	115				
	34	135	SKP	2		Y=400 + 115? = 1 second
	35	143	JMP	SR+2		NO, LOOP
	36	222				
	37	143	JMP	AC		YES NEW SCAN
	40	061				
AL	41	200	ZC			1 CORONA LOSS FAW
	42	201	ZC			2 CORONA LOSS FAW
	43	000	ZC			
	44	000				
	45	000				
	46	000				
	47	000				
	50	000				
AV	51	000	ZA			SAV ADDR
	52	000				

AA	1653 54	241 003	ZA	ADDR OF AL
AN	55 56	102 005	ZA	BLOCK SIZE
AX AQ AT AR AD AB	57 60 61 62 63 64	106 007 307 207 006 000	ZC ZC ZC ZC ZC ZR	FAW CH. SEL MUX FAW A/D CONV. FAW A/D TEST FAW READ IN DATA FAW MUX DESELECT
	4366		•	DATA BLOCK

RECORD

1250/1450

				00.0		2200, 2000
		2.22	amp	77.7	_	
RS	1250	303	STB	RA		
	51	047	mp.D			CAU ADDD
	52	014	TBB			SAV ADDR.
	53	205	CITID	ר א מ	ļ	
	54	303	STB	RA+1		
	55	050	T DD	DM		DCPO-RDY COMM
	56	343	LDB	RY		DCPO-RD1 COFFI
	57	041	EOB			
	60	063	FOB	RR		DTFO-TEST RECORDER
	61	343	LDB	KK		DIFO IEST RECORDER
	62	042	FOR			
	63	063	FOB SKT	4		REC. READY?
	64	122		**		NIC. MAD 1:
	65	060	INE			
	66	100	NOP	*_11		NO LOOP
	67	142	JMP	*-118		NO BOOL
	70	256	LDB	RF		DCP1-FWD RUN COMM.
	71 72	343 043	מטיד	Kr		DCI I WD RON COILI.
	72 73	063	FOB			
	73 74	004		Y,353		
	74 75	112	מנות	1,333		
	75 76	353				
RW	77	060	INE	1		WAIT 63 MSEC = 258 CNT at 3 MSEC
KW	1300	010	RTR	Y,Y		8
	01	322	1(11)	-,-		
	02	135	SKP	2		
	03	142	JMP	RW		
	04	277	0111	2000		
	05	163	ELB	RB	=	
	06	037				INITIALIZE X(2503)
	07	043	RTR	B,X		
	10	343	LDB		135	
	11	035				CHANGE "INE JMP" ADDR.
	12	300	STB	0013		
	13	013				
	14	100	NOP			
	15	100				
	16	100	NOP			
	17	004	AZE	Y		
	20	002				
RM	21	363	LDB	(AB-1)	x	
	22	263			1	

1323	047	RTR	B,Z	
24	004	AAD	Z,B	
25	303			TEMP STORE MSB
26	046	RTR	Z,B	
27	004	AAD	Z,B	
30	303			
31	010	RTR	ZZ,B	
32	357			
- 33	303	STB	RT	
34	036			
35	343	LDB	RC	7
36	044			
1337	063	FOB		CLOCK TEST FOR MS BYTE
40	121	SKT	2	
41	142	JMP	*-2 (FOB)	
42	337		ζ= /	
43	343	LDB	RO	¬ ::
44	045			
45	063	FOB		RECORD MSB
46	343	LDB	RT	
47	036			1
50	064	DOB		
51	060	INE		UPDATE COUNTER Y FOR CLOCK
52	343	LDB	RC	
53	044		1.0	
1354	063	FOB		CLOCK TEST FOR LS BYTE
55	101	SKF	2	CHOCK THEFT TOK HE BITE
56	142	JMP	*-2 (FOB)	
57	354	0111	2 (102)	
60	343	LDB	RO	
61	045	1,010	110	
62	063	FOB		RECORD LSB
63	363	LDB	(AB-1)X	MEOND HDD
64	263	ענונ	(MD-1) 21	
65	064	DOB		
66	010	RDC	x,x	7
67	211	1000	21, 21	
70	112	SKN	4	TEST BLOCK COUNTER
71	010	RTR	X,B	THE BLOCK COUNTER
72	351	KIK	21,13	
73	061	TBB		
73 74	131	SKZ	2	BLOCK COMPLETE?
74 75	142			
75 76		JMP	RM 1321	NO,LOOP
70	321			

		242	LDB	RC	$\neg$	
	1377	343	ממת	RC		
	1400	044	TO D		'	TEST CLOCK
	01	063	FOB	2		indi chock
	02	101	SKF	*-3 (FC	ופו	
	03	143	JMP	~-3 (FC	ו יפי	
	04	001	T DD	D.C.	=	
	05	343	LDB	RG		IRG COMM.
	06	046	TIOD.			ING COLLI.
	07	063	FOB	vv		
	10	010	RIC	Y, X		
	11	112	מממ	מ ת	$\neg$	
	12	010	RDC	P,B		
	13	254	DDG	vv		UPDATE CLOCK
	14	010	RDC	X,X	Ì	OFDATE CHOCK
	15	211	CIZE	2		
	16	131	SKZ	2	001	
	17	142	JMP	CS (10	00)	
	20	000	mp.D.		$\dashv$	
	21	061	TBB			RESTORE CLOCK
	22	061	TBB	0012		RESTORE CLOCK
	23	300	STB	0013		
	24	013			_	
	25	163	ELB	RA		my T M
	26	047				EXIT
	27	051	RIC	B,P	_	
	30	000				
	31	000				
	32	000				
	33	000				
	34	000				
RX	35	244	ZC			
RT	36	000	10		_	DIOOK CICE - 2503
RB	37	103	ZA			BLOCK SIZE = 2503
	40	005			_	DCPO RDY COMM
RY	41	000	ZC			
RR	42	300	ZC			
RF	43	001	ZC			DCP1 F RUN COMM DTF1 CLOCK TEST
RC	44	301	ZC			
RO	45	104	ZC			
RG	46	002	ZC		$\neg$	
RA	47	000	ZA			SAV ADDR.
	50	000				

## PRINT DATA ACROSS LINE

PR	4370	311	STB	PA		
	71	047				SAV ADDR.
	72	061	TBB			
	73	311	STB	PA+1		
- 8	74	050				
	75	100	NOP			
	76	100	NOP			
	77	100	NOP			
	4400	004	ALD	X,017		INITIALIZE 'X'
	01	111		,		THITIABLES A
*	02	017				
PD	03	363	LDB	(AB-1)	. x 🗔	
	04	263		(112 2)	/	
	05	041	RTR	B,A		PRINT DEC. DATA
	06	050	RIC	P, B		PRINT DEC. DATA
	07	151	JMP	NS	=	
	10	136		110		
	11	010	RTR	X,A		
	12	301	11111	21/21	- 1	
	13	025	ASU	A,004		X > 3?
	14	004	1100	11,004	-	A / 3:
	15	137	SKP	6	- 1	
	16	371	LDB	(PC-1)	~ <u></u>	
	17	043	מסנג	(FC-I)	, ^	NO
	20	041	RTR	D 7		NO
	21	050	RIC	B,A		PRINT H,M,S
	22	151	JMP	P,B		
	23	345	OMP	TO		
	24	021	מזג	7 240		
	25	240	ALD	A,240		
	26	050	RIC	ם ת	İ	YES
	27	151		P,B	i	PRINT SPACE
	30	345	JMP	TO		
	31	010	DDG	35 35		
	32	211	RDC	X,X		
	33	131	CIZO			
	34	151	SKZ	DD		SCAN COMPLETE?
	35	003	JMP	PD		NO, LOOP
	36	050	DTO	D D	_	
	37		RIC	P,B		YES
	40	152	JMP	CR		CRLF
	41	105	FIT 5			
	42	171	ELB	PA		
		047	2			EXIT
PC	43	051	RIC	B,P		
PC	44	323	ZC			S
	45	315	ZC			M
Di	46	310	ZC		-	H
PA	47	000	ZA			SAV ADDR
	50	000				

NT C	1526	211	CMD	3.7.73		
NS	4536 37	311 336	STB	NA		
	40	061	TBB			
	41	311		N720 1 3		SAV. ADDR.
	42	337	STB	NA+1		
	43	004	ALD	<b>Z</b> ,003		
	44	113	ALD	4,003		
	45	003				
NR	46	071	PLR			
1416	47	055	RTR	A,Y		
	50	351	LDB	NC		
	51	340	עענו	NC		
	52	022	AAD	A,B		(ADD 140)
	53	125	SKS	2		CARRY?
	54	100	NOOP	2		CARRI:
	55	056	RTR	Y,A		NO
NL	56	071	PLR	- /		YES
	57	061	TBB		$\neg$	110
	60	061	TBB			ZERO FLAG
	61	311	STB	NF		ZDICO TDAG
	62	343			į	
	63	040	RTR	A,B		
	64	022	AAD	A,B		SHIFT LEFT 1
	65	055	RTR	A,Y		
	66	100	NOP			
	67	106	SKR	4		
	70	351	LDB	NG		
	71	344				
	72	311	STB	NF		CARRY FLAG (010)
	73	343				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	74	351	LDB	NC		ADD 140
	75	340				
	76	022	AAD	A,B		
	77	100	NOP			
	4600	106	SKR	4		CARRY?
	01	351 344	LDB	NG		YES, PUT 010 IN FLAG
	01 02 03	344 311	STB	NF		
	04	343				
	05	351	LDB	NF		NO
	06	343				
	07	111	SKN	2		TEST FLAG
	10	056	RTR	Y,A		
	11	100	NOOP			

-	47	7	

	4612	010	RDC	Z,Z	
	13	233			
	14	135	SKP	2	
	15	151	JMP	NN	
	16	226			
	17	112	SKN	4	
	20	040	RTR	A,B	
	21	061	TBB		END OF 3RD LOOP
	22	311	STB	Nl	
	23	341			
	24	151	JMP	NL	END OF 1st, 2nd, 3rd LOOPS
	25	156			
NN	26	010	RIC	Z,Z	
	27	133			
	30	131	SKZ	2	
	31	151	JMP	NP	END OF 5th LOOP
	32	263			
	33	010	RDC	Z,Z	
	34	233			
	35	066	SHR	A	٦
	36	066	SHR	A	
	37	066	SHR	A	2
	40	066	SHR	A	
	41	010	RTR	A,B	
	42	350			
	43	311	STB	из	#3 DIGIT
	44	342			
	45	351	LDB	Nl	
	46	341			
	47	100	NOP	NOP	
	50	100			
	51	041	RTR	B,A	END 4th LOOP
	52	067	SHC	A	
	53	067	SHC	A	
	54	067	SHC	A	
	55	067	SHC	A	
	56	351	LDB	NF	
	57	343			
	60	022	AAD	A,B	
	61	151	JMP	NR	
	62	146			
NP	63	040	RTR	A,B	

4664	311	STB	Nl			
65	341					
66	061	TBB				
67	041	RTR	B,A			
70	023	AAD	A,260			
71	260					
72	050	RIC	P,B			
73	151	JMP	TO	PRINT	DIGIT	#1
74	345					
75	351	LDB	Nl			
76	341					
77	041	RTR	B,A			
4700	066	SHR	A			
01	066	SHR	A			
02	066	SHR	A			
03	066	SHR	A			
04	023	AAD	A,260			
05	260					
06	050	RIC	P,B			
07	151	JMP	TO	PRINT	DIGIT	#2
10	345					
11	351	LDB	N3			
12	342					
13	041	RTR	B,A			
14	023	AAD	A,260			
15	260					
16	050	RIC	P,B			
17	151	JMP	TO	PRINT	DIGIT	#3
20	345					
21	171	ELB	NA			
22	336					
23	051	RIC	B,P			
24	000					
25	000					
26	000					
27	000					
30	000					
31	000					
32	000					
33	000					
34	000					
35	000					
36	000	ZA	0000			
37	000					

NA

NC	4740	140	ZC	140
Nl	41	000	ZC	000
И3	42	000	ZC	000
NF	43	000	ZC	000
NG	44	000	ZC	010

			ТТҮ	7 1/0	TO	O,TE,	4745/5130
							,
TO	4745	072	PLS			PRINT	OUT
	46	125	SKS	2			
TE	47	071	PLR			READ :	IN
	50	100	NOOP				
	51	312	STB	TB			
	52	101					
	53	061	TBB			SAV A	DDR.
	54	312	STB	TB+1			
	55	102					
	56	352	LDB	TA	_		
	57	100					
	60	312	STB	TC		SET B	IT CNT 366
	61	103		_			
	62	125	SKS	2			
	63	152	JMP	Т3			
	64	050	7 (7 12)	37			
	65	004	AZE	Y			
	66 67	002 044	RTR	V D			
	70	312	STB	TF		ZERO	FLAG FOR TO
	71	104	515	II		ZERO .	FIAG FOR TO
Tl	72	060	INE		$\neg$		
11	73	010		Y,Y		CLOCK	SYNC
	74	322	***	-/-		020011	5 221 0
	75	111	SKN	2			
	76	151	JMP	T1			
	77	372					
	5000	014	SHRO	В		SPACE	OUT
	01	105					
	02	004	ALD	Y,375			
	03	112					
T2	04	375					
	05	060	INE				
	06	010	RTR	Y, Y		9 MSE	C DELAY
	07	322					
	10	131	SKZ	2			
	11	152	JMP	T2			
	12 13	005	מת ז	TC			
	13 14	352 103	LDB	10			
	15	057	RIC	В,В		COUNT	BT/TIC
	16	312	STB	TC		COOMI	DIIO
	17	103	מדט	10			
	20	106	SKR	4			
	20		~	-			

5021	014	SHLO	В		MARK OUT
22	115				
23	152	JMP	T2-3		
24	002				
25	116	SKM	4		
26	172	ELB	TB	$\neg$	EXIT
27	101				
30	010	RIC	B,P		
31	145		•		
32	352	LDB	TF		
33	104				
34	132	SKZ	4		
35	014	SHIO			BITS IN.
36	140	Dillo	n		DIID IN.
37	152	JMP	T2-3		
		OMP	12-3		
40	002	G***GO			D-777
41	014	SHCO	A		BITS OUT
42	120				
43	030	AOR	A,200		
44	200				
45	152	JMP	T2-3		
46	002				
47	100	NOOP			
50	014	SHI	A		
51	040			}	
52	132	SKZ	4		LOOK FOR SPACE
53	060	INE			
54	152	JMP	т3		
55	050				
56	100	NOOP			
57	004	ALD	Y,376		
60	112		2,000		
61	376	STB	TF		376 IN FLAG FOR TE
62	312	DID			o/o in iling for il
63	104				
64	152	JMP	Т2		6 MSEC DELAY
65	005	OMP	12		O MSEC DELAI
66	000				
67	000				
	000				
70	000				
71	000				
72 73					
73	000				
74 75	000				
75 76	000				
76	000				
77	000				

TΑ	5100	366	ZC			BIT CNT START
TB	01	000	ZA	10.2%		SAV. ADDR.
	02	000				
TC	03	000	ZC			BIT COUNTER
TF	04	000	ZC		_	
CR	05	312	STB	CA		
	06	127				
	07	061	TBB			SAVE ADDR
	10	312	STB	CA+1		
	11	130				
	12	021	ALD	A,215		
	13	215				
	14	050	RIC	P,B	1	CARRIAGE RETURN
	15	151	JMP	TO		
	16	345				
	17	021	ALD	A,212		
	20	212				
	21	050	RIC	P,B	1	LINE FEED
	22	151	JMP	TO	1	
	23	345				
	24	172	ELB	CA	_	
	25	127				
	26	051	RIC	B,P		
CA	27	000	ZA	0000		
	30	000				



Plate I Front panel of data processing system